Vidvan Image

Prof Abhinav Kranti

vidwan id: 49414
Male

Professor, Department of Electrical Engineering
Indian Institute of Technology Indore

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 198
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 3831
h-index 34

CrossRef

CrossRef Icon
Citations 3272
h-index 30
Google Scholar

Loading Scholar statistics...

Professional Recognition

2001

Senior Research Fellowship

Council of Scientific and Industrial Research (CSIR), India

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

Solid-State Devices, Circuit Design and Nanotechnology Semiconductor Devices: Physics, Simulation and Modeling Novel MOS devices (single and multi-gate) in Bulk/SOI technology

Personal Details

  • Male
  • Professor , Indian Institute of Technology Indore
  • Flat No. 303, GIRNAR JI Apartments, A-318, Silicon City, Silicon City
PhD
Other Institute 2001
Professor Dec 2017 – Present
Indian Institute of Technology Indore | Department of Electrical Engineering
Associate Professor Nov 2010 – Dec 2017
Indian Institute of Technology Indore | Department of Electrical Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (227+)

View All
Bhargav Pradeep

Dr Bhargav Pradeep Vaidya

Associate Professor

Bodhisatwa

Dr Bodhisatwa Mazumdar

Assistant Professor

Prathap Reddy

Dr Prathap Reddy Bhimireddy

Assistant Professor (Grade-I)

Ramu

Dr Ramu Baadiga

Assistant Professor (Grade-II)

Ayan

Dr Ayan Mondal

Assistant Professor

Ashootosh Sakharam

Dr Ashootosh Sakharam Mandpe

Assistant Professor (Grade-II)

Mohd.

Dr Mohd. Arshad

Assistant Professor

Co-Authors (10)

Arvind

Prof Arvind Kumar

Banaras Hindu University

Biswajit

Dr Biswajit Mandal

National Institute of Technology Calicut

Gaurav

Dr Gaurav Saini

National Institute of Technology Kurukshetra

GAURAV

Dr GAURAV SAINI

National Institute of Technology Kurukshetra

Manish

Dr Manish Gupta

Birla Institute of Technology and Science

Mridula C

Prof Mridula C Gupta

University of Delhi

Rohit

Dr Rohit Singh

Shiv Nadar University, Gautam Buddha Nagar

Samaresh

Prof Samaresh Das

Indian Institute of Technology Delhi

Vivek

Dr Vivek Garg

S.V. National Institute of Technology

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Nonclassical channel design in MOSFETs for improving OTA gain-bandwidth trade-off

Open Access
Article

Junctionless 6T SRAM cell

Open Access
Article
Authors: Kranti A.;Lee C.W.;Ferain I.;Yan R.;Akhavan N.;Razavi P.;Yu R.;Armstrong G.A.;Colinge J.P.

Analog/RF performance of sub-100 nm SOI MOSFETs with non-classical gate-source/drain underlap channel design

Open Access
Conference Paper
Authors: Kranti A.;Rashmi ;Burignat S.;Raskin J.P.;Armstrong G.A.

Mobility improvement in nanowire junctionless transistors by uniaxial strain

Open Access
Conference Paper
Authors: Raskin J.P.;Colinge J.P.;Ferain I.;Kranti A.;Lee C.W.;Dehdashti N.;Yan R.;Razavi P.;Yu R.

High temperature performance of OTA with non-ideal double gate SOI MOSFETs

Open Access
Conference Paper
Authors: Kranti A.;Armstrong G.

Improving Operational transconductance Amplifier (OTA) gain-bandwidth tradeoff using gate-underlap mosfets

Open Access
Conference Paper

Optimizing spacer-to-straggle ratio in underlap double gate MOSFETs for low voltage analog and digital circuits

Open Access
Conference Paper

Thermal resistance model for multi-finger trench-isolated bipolar transistors on SOI substrate

Open Access
Conference Paper