Vidvan Image

Dr Sreehari Veeramachaneni

vidwan id: 346648
Male

Associate Professor, Electronics and Communication Engineering
Goka Raju Ranga Raju Institute of Engineering & Technology

Expertise

  • Telecommunications

Publications

Total Articles 44
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 73
h-index 5

CrossRef

CrossRef Icon
Citations 58
h-index 5
Google Scholar

Loading Scholar statistics...

Professional Recognition

2006

Intel India Research Challenge -Winner

INTEL
2007

Cadence Design Contest-Winner

Cadence

Community & Membership

No Data Found

There is currently nothing to display here.

ACM

2021
ACM Senior Member

IEEE

2019
IEEE Senior Member

Bio

Arithmetic Circuits, Approximate Computing, Hardware Security Memory Design, Data Converters, Analog VLSI Design Low Power Design

Personal Details

  • Male
  • Associate Professor , Goka Raju Ranga Raju Institute of Engineering & Technology
  • Department of Electronics and Communication Engineering,Gokaraju Rangaraju Institute of Engineering and Technology
Ph.D
Other Institute 2015
Associate Professor Aug 2016 – Present
Goka Raju Ranga Raju Institute of Engineering & Technology | Electronics and Communication Engineering

Related Profiles

Experts (5793+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (364+)

View All
B

Dr B Sankara Babu

Head of the Department

B Ch

Prof B Ch Nookaraju

Associate Professor

Narendra

Mr Narendra Achari

Assistant Professor

Ravi Kiran

Mr Ravi Kiran Bhamidipati

Assistant Professor

Hema Chandra

Dr Hema Chandra Rao

Assistant Professor

Aruna

Aruna Kavuru

Assistant Professor

Co-Authors (12)

Arun Vignesh

Dr Arun Vignesh Natarajan

Goka Raju Ranga Raju Institute of Engineering & Technology

Naresh Kumar

Mr Naresh Kumar Koppala

Gayatri Vidya Parishad College of Engineering, Visakhapatnam

Dola Gobinda

Dr Dola Gobinda Padhan

Goka Raju Ranga Raju Institute of Engineering & Technology

Bhaskara Rao

Dr Bhaskara Rao Jammu

Gayatri Vidya Parishad College of Engineering, Visakhapatnam

Jaganmohan

Dr Jaganmohan Jonnalagadda

Birla Institute of Technology and Science

Kumaravel

Dr Kumaravel S

Vellore Institute of Technology, Vellore

Saranya

Ms Saranya K

Assistant Professor - Senior Scale

Pavankumar

Dr Pavankumar Bikki

Padmasri Dr. B.V Raju Institute of Technology

Shilpa

Dr Shilpa Bagade

Vardaman College of Engineering, Rangareddy

Sireesha

Sireesha Amaraneni

Vallurupalli Nageswara Rao Vignana Jyothi Institute of Engineering and Technology

Suresh Kumar

Dr Suresh Kumar Tummala

Anurag Engineering College (2nd Shift Polytechnic) (Id: S-16567)

Syed Ershad

Dr Syed Ershad Ahmed

Birla Institute of Technology and Science

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Novel Approximate 4:2 Compressor for Multiplier Design

Open Access
Conference Paper
Authors: Hemanth Krishna L.;Bhaskara Rao J.;Ayesha S.K.;Veeramachaneni S.;Noor Mahammad S.K.

Energy Efficient Approximate Floating Point Divider

Open Access
Conference Paper
Authors: Nadh J.N.;Ayesha S.K.;Veeramachaneni S.;Noor Mahammad S.K.

Preferential fault-tolerance multiplier design to mitigate soft errors in FPGAs

Open Access
Article
Authors: Sakali R.K.;Veeramachaneni S.;Mahammad Sk N.

Efficient design and analysis of secure CMOS logic through logic encryption

Open Access
Article
Authors: Chandra S.S.;Kannan R.J.;Balaji B.S.;Veeramachaneni S.;Noor Mahammad S.

Optimized Fault-Tolerant Adder Design Using Error Analysis

Open Access
Article
Authors: Raghavendra Kumar S.;Balasubramanian P.;Reddy R.;Veeramachaneni S.;Sk N.M.

Modified priority encoder based hardware efficient N-bit comparator

Open Access
Article

Power Efficient Approximate Divider Architecture for Error Resilient Applications

Open Access
Conference Paper
Authors: Shriram A.;Tiwari A.;Anil Kumar U.;Ravi Teja Karri B.;Veeramachaneni S.;Ershad Ahmed S.

Logic Locking Designs at Transistor Level for Full Adders

Open Access
Conference Paper
Authors: Kolla S.;Ayesha S.K.;Veeramachaneni S.;Noor Mahammad S.K.