Mr Jahangir Mohd Ziauddin
vidwan id: 271654
Assistant Professor, Electronics and Communication Engineering - ECE
Chaitanya Bharathi Institute of Technology, Hyderabad
Expertise
- Telecommunications
Publications
Publications
No publication activity to display at the moment.
Scopus
h-index
1
CrossRef
Citations
28
h-index
2
Google Scholar
Loading Scholar statistics...
Professional Recognition
Best Paper Award
IEEE- INDICON 2015, New DelhiCommunity & Membership
No Data Found
There is currently nothing to display here.
IEEE
Bio
Analog IC Design, Mixed IC Design, Embedded System Design
Personal Details
- Male
- Assistant Professor , Chaitanya Bharathi Institute of Technology, Hyderabad
- Chaitanya Bharathi Institute of Technology, Osman Sagar Road, Kokapet, Gandipet
Related Profiles
Experts (5793+)
View All
Assistant Professor
Assistant Professor
N/A
Assistant Professor
Assistant Professor
Doctor
Assistant Professor (Grade-I)
Assistant Professor
Research Scholar
Junior Research Fellow
Organisations (320+)
View All
Assistant Professor
Assistant Professor
Dr Beemi Reddy Sreenivasa Reddy
Professor
Mr Bandaru Srinivasa S P Kumar
Assistant Professor
Associate Professor
Assistant Professor
Assistant Professor
Assistant Professor
Assistant Professor
Assistant Professor
Co-Authors (3)
Dr Naga Rama Lingeswara Chandra S Pentapati
Gandhi Institute of Technology and Management
Dr Nalam Venkata Koteswara Rao
Chaitanya Bharathi Institute of Technology, Hyderabad
Prof Chandra Sekhar Paidimarry
Osmania University
Scholarly Work
The Design, Fabrication and Development of High Resolution All Digital Phase Locked Loop IP
Funding Agency: Ministry of Electronics and Information Technology
Chief Investigator
19,160,000
2023 - Ongoing
Study of Ultrasound based Flow Rate measurement of fluids
Funding Agency: Skylarks Smart Meters
Co Principal Investigator
250,000
2023 - 2023
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
Scholarly Publications
Design and simulation of an innovative CMOS ternary 3 to 1 multiplexer and the design of ternary half adder using ternary 3 to 1 multiplexer
Open Access
Design, implementation and performance comparison of different branch predictors on pipelined-CPU
Open AccessCMOS based design and simulation of ternary full adder and Ternary coded Decimal (TCD) adder circuit
Open Access
10
15