Ministry of Education
Vidvan Image

Dr Sanjay Vidhyadharan

vidwan id: 230819
Male

Assistant Professor, Department of WILP
Birla Institute of Technology and Science

Orchid Icon 0000-0002-1855-666X Google Scholar Icon 57208177413 Google Scholar Icon uSd2wAsAAAAJ

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 34
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 154
h-index 8

CrossRef

CrossRef Icon
Citations 193
h-index 8
Google Scholar

Loading Scholar statistics...

Professional Recognition

2006

Chief of Air Staff Commendation

Indian Airforce

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

VLSI Design

Personal Details

  • Male
  • Assistant Professor , Birla Institute of Technology and Science
  • BITS Pilanai
PhD
Other Institute 2020
M.Tech
Other Institute 2010
B.E
Other Institute 1994
Assistant Professor Aug 2021 – Present
Birla Institute of Technology and Science | Department of WILP
Engineer Nov 1994 – Aug 2016
Indian Air Force

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

DEEPAK

Mr DEEPAK B N

N/A

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Anjali

Dr Anjali Jadhav

Doctor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (1053+)

View All
Brij Kishor

Dr Brij Kishor Pandey

Assistant Professor

VVSN Prabhakar Rao

Dr VVSN Prabhakar Rao Budhiraju

Professor

Brajesh Kumar

Dr Brajesh Kumar Panigrahi

Assistant Professor

Bahurudeen

Dr Bahurudeen A

Associate Professor

Balaji

Dr Balaji Krishnamurthy

Professor

Arun Kumar

Dr Arun Kumar Kulkarni

Professor

Aruna

Prof Aruna Malapati

Professor

Arun Kumar

Dr Arun Kumar Jalan

Associate Professor

ARUNKUMAR

Dr ARUNKUMAR PALANIAPPAN

Associate Professor

Atish Tulshiram

Dr Atish Tulshiram Paul

Associate Professor

Co-Authors (3)

Jitendra

Dr Jitendra Kanungo

Jaypee University of Engeenering & Technology, Guna

Ramakant

Dr Ramakant

Mahindra University, Hyderabad

Surya Shankar

Dr Surya Shankar Dan

Birla Institute of Technology and Science

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Suppression of Ambipolar Behavior and Simultaneous Improvement in RF Performance of Gate-Overlap Tunnel Field Effect Transistor (GOTFET) Devices

Open Access
Article
Year: 2021. Volume: 13 , Issue: 4 , Pages: 1185-1197 .
Authors: Yadav R.;Dan S.S.;Vidhyadharan S.;Hariprasad S.
DOI 10.1007/s12633-020-00506-1
11 12

TiO<inf>2−x</inf>–TiO<inf>2</inf> Memristor Applications for Programmable Analog VLSI Circuits at 45 nm CMOS Technology Node

Open Access
Article
Transactions on Electrical and Electronic Materials. Year: 2021. Volume: 22 , Issue: 4 , Pages: 452-458 .
Authors: Abhay S.V.;Vidhyadharan S.
DOI 10.1007/s42341-020-00253-5

A novel ultra-low-power gate overlap tunnel FET (GOTFET) dynamic adder

Open Access
Article
International Journal of Electronics. Year: 2020. Volume: 107 , Issue: 10 , Pages: 1663-1681 .
Authors: Vidhyadharan S.;Dan S.S.;Yadav R.;Hariprasad S.
DOI 10.1080/00207217.2020.1740800
8 10

An innovative ultra-low voltage GOTFET based regenerative-latch Schmitt trigger

Open Access
Article
Microelectronics Journal. Year: 2020. Volume: 104 .
Authors: Vidhyadharan S.;Dan S.S.;Yadav R.;Hariprasad S.
DOI 10.1016/j.mejo.2020.104879
5 6

Novel gate-overlap tunnel FET based innovative ultra-low-power ternary flash ADC

Open Access
Article
Year: 2020. Volume: 73 , Pages: 101-113 .
Authors: Vidhyadharan S.;Dan S.S.;Abhay S.V.;Yadav R.;Hariprasad S.
DOI 10.1016/j.vlsi.2020.03.006
5 7

Innovative multi-threshold gate-overlap tunnel FET (GOTFET) devices for superior ultra-low power digital, ternary and analog circuits at 45-nm technology node

Open Access
Article
Journal of Computational Electronics. Year: 2020. Volume: 19 , Issue: 1 , Pages: 291-303 .
Authors: Yadav R.;Dan S.S.;Vidhyadharan S.;Hariprasad S.
DOI 10.1007/s10825-019-01440-1
7 10

An efficient design approach for implementation of 2 bit ternary flash ADC using optimized complementary TFET devices

Open Access
Conference Paper
Year: 2019. Pages: 401-406 .
Authors: Vidhyadharan S.;Ramakant ;Sv A.;Shyam A.K.;Hirpara M.P.;Dan S.S.
DOI 10.1109/VLSID.2019.00087
6 9

Part ii: Benchmarking the performance of optimized tfet-based circuits with the standard 45 nm cmos technology using device & circuit co-simulation methodology

Open Access
CONFERENCE
Year: 2019. Volume: 215 , Pages: 619-628 .
Authors: Sanjay Vidhyadharan ., Gangishetty Akhilesh ., Vaibhav Gupta ., Anand Ravi ., Surya Shankar Dan .,
DOI 10.1007/978-3-319-97604-4_96
4