Vidvan Image

Dr Narendar V

vidwan id: 154172
Male

Assistant Professor, Department of Electronics and Communication Engineering
National Institute of Technology Warangal

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 58
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 1062
h-index 21

CrossRef

CrossRef Icon
Citations 838
h-index 18
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

No bio information available

Personal Details

  • Male
  • Assistant Professor , National Institute of Technology Warangal
No Data Found

There is currently nothing to display here.

Assistant Professor Apr 2018 – Present
National Institute of Technology Warangal | Department of Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (290+)

View All
B Raghuram

Dr B Raghuram Kadali

Assistant Professor

Srinivasa Rao

Dr Srinivasa Rao B

Associate Professor

Balaprakasa Rao

Dr Balaprakasa Rao Killi

Assistant Professor

Atul Kumar

Dr Atul Kumar Nishad

Assistant Professor

Asit Kumar

Dr Asit Kumar Khanra

Associate Professor

Asim Bikas

Dr Asim Bikas Das

Associate Professor

Bhagwan K

Dr Bhagwan K Murthy

Associate Professor

Co-Authors (15)

Hitesh

Dr Hitesh Borkar

National Institute of Technology Warangal

B. Naresh Kumar

Dr B. Naresh Kumar Reddy

National Institute of Technology Tiruchirappalli

Vijay

Dr Vijay Lamba

Gurugram University, Gurugram

Neeraj Kumar

Dr Neeraj Kumar Misra

Vellore Institute of Technology (VIT-AP) University, Andhra Pradesh

Pothalaiah

Dr Pothalaiah S

Vignana Bharathi Institute of Technology

R.A.

Dr R.A. Mishra

Motilal Nehru National Institute of Technology Allahabad

Sankit

Dr Sankit Kassa

Symbiosis Institute of Technology

Sarangam

Shree Sarangam K

National Institute of Technology Warangal

Satish

Dr Satish Maheshwaram

National Institute of Technology Warangal

Shweta

Dr Shweta Tripathi

Motilal Nehru National Institute of Technology Allahabad

Santosh Kumar

Dr Santosh Kumar Gupta

Motilal Nehru National Institute of Technology Allahabad

Santosh Kumar

Dr Santosh Kumar Padhi

University of Hyderabad

Santosh Kumar

Dr Santosh Kumar Vishvakarma

Indian Institute of Technology Indore

Vakkalakula Bharath

Dr Vakkalakula Bharath Sreenivasulu

Reva University, Bangalore

Vijay

Dr Vijay Lamba

Symbiosis Institute of Technology

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Role of Dielectric-Semiconductor Interface Traps in Multilayer MoS2 FinFETs: An Investigation from Device to Circuit

Open Access
Article

Design Space Optimization for Eradication of NDR Effect in Dielectric/Ferroelectric-Stacked Negative Capacitance Multigate FETs at Sub-3 nm Technology for Digital/ Analog/RF Applications

Open Access
Article

Design and Optimization of Ferroelectric Spacer Engineered Modified Bi-Level Negative Capacitance FET: An Analog/RF Evaluation Perspective

Open Access
Article

Interface Trap Characterization in Junctionless Forksheet FET at Sub-3 nm Technology Node: A Reliability Assessment on Digital, Analog/RF, and Circuit Applications

Open Access
Article
Authors: Ryali G.;Pitchuka B.S.;Kotha V.R.;Valasa S.;Bhukya S.;Mudidhe P.K.;Tayal S.;Vadthya B.;Borkar H.;Vadthiya N.

Spacer Design Strategies at Sub-5-nm Technology Node for Junctionless Forksheet FET: Bridging Device Optimization and Circuit Efficacy - A Dielectric Perspective

Open Access
Article
Authors: Gurre D.;Dasari V.;Mulaga K.;Valasa S.;Ramakrishna Kotha V.;Bhukya S.;Kumar Mudidhe P.;Tayal S.;Vadthya B.;Vadthiya N.

Interface trap dynamics and thermal effects in novel junctionless dual gate inverted-U-shaped FinFETs for sub-5 nm node: device to circuit level implementation

Open Access
Article
Authors: Bandi B.P.;Sornapudi U.S.S.;Valasa S.;Kotha V.R.;Bhukya S.;Mudidhe P.K.;Tayal S.;Vadthiya N.

Design Insights of Multilayer MoS2Fin-Shaped FETs for Digital and Analog/RF Applications

Open Access
Article

Radiation Hardness on Dielectric/Ferroelectric Stacked Negative Capacitance Multi-Gate Metal Oxide Semiconductor FETs at Sub-3nm Technology Node: Device to CMOS Inverter Layout

Open Access
Article