Vidvan Image

Dr Narendar V

vidwan id: 154172
Male

Assistant Professor, Department of Electronics and Communication Engineering
National Institute of Technology Warangal

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 58
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 1062
h-index 21

CrossRef

CrossRef Icon
Citations 838
h-index 18
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

No bio information available

Personal Details

  • Male
  • Assistant Professor , National Institute of Technology Warangal
No Data Found

There is currently nothing to display here.

Assistant Professor Apr 2018 – Present
National Institute of Technology Warangal | Department of Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (290+)

View All
B Raghuram

Dr B Raghuram Kadali

Assistant Professor

Srinivasa Rao

Dr Srinivasa Rao B

Associate Professor

Balaprakasa Rao

Dr Balaprakasa Rao Killi

Assistant Professor

Atul Kumar

Dr Atul Kumar Nishad

Assistant Professor

Asit Kumar

Dr Asit Kumar Khanra

Associate Professor

Asim Bikas

Dr Asim Bikas Das

Associate Professor

Bhagwan K

Dr Bhagwan K Murthy

Associate Professor

Co-Authors (15)

Hitesh

Dr Hitesh Borkar

National Institute of Technology Warangal

B. Naresh Kumar

Dr B. Naresh Kumar Reddy

National Institute of Technology Tiruchirappalli

Vijay

Dr Vijay Lamba

Gurugram University, Gurugram

Neeraj Kumar

Dr Neeraj Kumar Misra

Vellore Institute of Technology (VIT-AP) University, Andhra Pradesh

Pothalaiah

Dr Pothalaiah S

Vignana Bharathi Institute of Technology

R.A.

Dr R.A. Mishra

Motilal Nehru National Institute of Technology Allahabad

Sankit

Dr Sankit Kassa

Symbiosis Institute of Technology

Sarangam

Shree Sarangam K

National Institute of Technology Warangal

Satish

Dr Satish Maheshwaram

National Institute of Technology Warangal

Shweta

Dr Shweta Tripathi

Motilal Nehru National Institute of Technology Allahabad

Santosh Kumar

Dr Santosh Kumar Gupta

Motilal Nehru National Institute of Technology Allahabad

Santosh Kumar

Dr Santosh Kumar Padhi

University of Hyderabad

Santosh Kumar

Dr Santosh Kumar Vishvakarma

Indian Institute of Technology Indore

Vakkalakula Bharath

Dr Vakkalakula Bharath Sreenivasulu

Reva University, Bangalore

Vijay

Dr Vijay Lamba

Symbiosis Institute of Technology

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Physical insights into optimization of dual metal gate junctionless tree-shaped FETs at sub-5 nm technology node: device to circuit approach

Open Access
Article
Authors: Thota P.;Valasa S.;Kotha V.R.;Tayal S.;Bhukya S.;Pawar S.;Malishetty N.;Vadthiya N.

First demonstration of leaky-integrate and fire neuron based GAA nanosheet FET with ultra-low energy consumption down to 0.8fJ/spike for spiking neural network applications

Open Access
Article
Authors: Kanche M.;Adwaith D.V.S.;Pavan Sai V.;Kotha V.R.;Valasa S.;Bhukya S.;Tayal S.;Malishetty N.;Vadthiya N.

Radiation Hardness on Dielectric/Ferroelectric Stacked Negative Capacitance Multi-Gate Metal Oxide Semiconductor FETs at Sub-3nm Technology Node: Device to CMOS Inverter Layout

Open Access
Article

Interface traps in the sub-3 nm technology node: A comprehensive analysis and benchmarking of negative capacitance FinFET and nanosheet FETs - A reliability perspective from device to circuit level

Open Access
Article

A Proposal for Optimization of Spacer Engineering at Sub-5-nm Technology Node for JL-TreeFET: A Device to Circuit Level Implementation

Open Access
Article
Authors: Andavarapu R.;Bagati S.;Valasa S.;Kotha V.R.;Bhukya S.;Padhi S.K.;Vadthiya N.

Pushing the Boundaries: Design and Simulation Approach of Negative Capacitance Nanosheet FETs with Ferroelectric and Dielectric Spacers at the Sub-3 nm Technology Node for Analog/RF/Mixed Signal Applications

Open Access
Article

Optimization of Sidewall Spacer Engineering at Sub-5 nm Technology Node For JL-Nanowire FET: Digital/Analog/RF/Circuit Perspective

Open Access
Article
Authors: Anguru C.;Aryasomayajula V.K.;Kotha V.R.;Valasa S.;Bhukya S.;Vadthiya N.;Bheemudu V.;Kallepelli S.;Maheshwaram S.;Mudidhe P.K.

Beyond Moore's law – A critical review of advancements in negative capacitance field effect transistors: A revolution in next-generation electronics

Open Access
Review