Mr Dhanabal Rengasamy

vidwan id: 89009

Male

Assistant Professor, School of Electronics Engineering
Vellore Institute of Technology, Vellore

0000-0002-6978-1605 Google Scholar Icon

55155612500 Researcher Icon

L-6734-2017 Google Scholar Icon

REHbKNYAAAAJ

Expertise

Computer Science Hardware and Architecture

Publications

Total Articles 37

Books 0

Proceedings 0

Publications

Scopus

Citations 133

h-index 6

CrossRef

Citations 17

h-index 3

Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

VLSI Design of Arithmetic and logic floating-point unit design using 754 IEEE standardization.

Personal Details

Male
Assistant Professor , Vellore Institute of Technology, Vellore
Vellore Institute of Technology

MTECH

Other Institute 2002

Assistant Professor Feb 2007 – Present

Vellore Institute of Technology, Vellore | School of Electronics Engineering

Related Profiles

Experts (785+)

View All

Assistant Professor

Assistant Professor

N/A

Assistant Professor

Assistant Professor

Doctor

Assistant Professor (Grade-I)

Dr N PRAKASH

Assistant Professor

Mr Mrinmoy Sadhukhan

Research Scholar

Mr Haranath Rakshit

Junior Research Fellow

Organisations (1349+)

View All

Dr Brindha K

Associate Professor

Dr Brisilla R M

Associate Professor

Dr Saravanan Balasubramanian

Associate Professor

Dr Selva Rani B

Associate Professor

Dr Budhaditya Bhattacharyya

Associate Professor

Dr Boominathan Perumal

Associate Professor

Dr Boopalan Ganapathy

Associate Professor

Mr Boopathi M

Assistant Professor

Dr Brijendra Singh

Associate Professor

Dr Brijesh Nair

Professor

Co-Authors (5)

Ms Harini K

Coimbatore Institute of Technology

Dr Karthikeyan Anbalagan

Vellore Institute of Technology, Vellore

Mr Jayakrishnan Pachaiappan

Vellore Institute of Technology, Vellore

Dr Shankar Thangavelu

Vellore Institute of Technology, Vellore

Mr Vidhyapathi C M

Vellore Institute of Technology, Vellore

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

An efficient floating-point multiplier design using combined booth and dadda algorithms

Open Access

Article

Year: 2014. Volume: 64 , Issue: 3 , Pages: 819-824 .

Authors: Dhanabal R.;Bharathi V.;Samhitha N.R.;Pavithra S.;Prathiba S.;Eugine J.

Analysis and design of low power scan D flip flop based on positive edge trigger

Open Access

Article

Year: 2014. Volume: 9 , Issue: 16 , Pages: 3299-3308 .

Authors: Dhanabal R.;Bharathi V.;Kumar V.P.;Giridhar A.;Pandya N.;Datla A.

Design and implementation of a high speed Serial Peripheral Interface

Open Access

Conference Paper

Year: 2014.

Authors: Anand N.;Joseph G.;Oommen S.;Dhanabal R.

10.1109/ICAEE.2014.6838431

Design of second order sigma-delta modulator for audio applications

Open Access

Article

Year: 2014. Volume: 65 , Issue: 3 , Pages: 702-706 .

Authors: Dhanabal R.;Bharathi V.;Samhitha N.;Sri Chandrakiran G.;Kolli S.

Design of analogue filters using Cypress PSoC

Open Access

Article

Year: 2014. Volume: 60 , Issue: 1 , Pages: 144-149 .

Authors: Dhanabal R.;Bharathi V.;Kumar P.S.;Sasi Rama P.M.

Comparative performance analysis of XOR-XNOR function based high-speed CMOS full adder circuits

Open Access

Conference Paper

Year: 2014. Pages: 432-436 .

Authors: Bhavani Prasad Y.;Harish Babu N.;Ramana Reddy K.;Dhanabal R.

10.1109/ICROIT.2014.6798369

VLSI design of floating point arithmetic & logic unit

Open Access

Article

Year: 2014. Volume: 64 , Issue: 3 , Pages: 703-709 .

Authors: Dhanabal R.;Bharathi V.;Sri Chandrakiran G.;Bharath Bhushan Reddy M.

Low power and area- Efficient half adder based carry select adder design using common boolean logic for processing element

Open Access

Article

Year: 2014. Volume: 64 , Issue: 3 , Pages: 718-723 .

Authors: Dhanabal R.;Srivastava D.;Bharathi V.

Showing 17 to 24 of 37 results

Mr Dhanabal Rengasamy

Expertise

Publications

Publications

Scopus

CrossRef

Google Scholar

Professional Recognition

No Data Found

Community & Membership

No Data Found

No Data Found

Bio

Personal Details

Related Profiles

Experts (785+)

Organisations (1349+)

Co-Authors (5)

Scholarly Work

No Data Found

No Data Found

No Data Found

Scholarly Publications

An efficient floating-point multiplier design using combined booth and dadda algorithms

Analysis and design of low power scan D flip flop based on positive edge trigger

Design and implementation of a high speed Serial Peripheral Interface

Design of second order sigma-delta modulator for audio applications

Design of analogue filters using Cypress PSoC

Comparative performance analysis of XOR-XNOR function based high-speed CMOS full adder circuits

VLSI design of floating point arithmetic &amp; logic unit

Low power and area- Efficient half adder based carry select adder design using common boolean logic for processing element

VLSI design of floating point arithmetic & logic unit