Ministry of Education
Vidvan Image

Prof Ashis Kumar Mal

vidwan id: 55002
Male

Professor, Department of Electronics and Communication Engineering
National Institute of Technology Durgapur

Google Scholar Icon 34880351300 Google Scholar Icon b9tnBjUAAAAJ

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 112
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 431
h-index 11

CrossRef

CrossRef Icon
Citations 136
h-index 6
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

ECE: Mixed Signal VLSI, Simulator Assisted Automated Analog Design, Embedded Systems

Personal Details

  • Male
  • Professor , National Institute of Technology Durgapur
  • National Institute of Technology Durgapur, Mahatma Gandhi Rd, A-Zone
Ph.D
Other Institute 2009
Professor May 2007 – Present
National Institute of Technology Durgapur | Department of Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

DEEPAK

Mr DEEPAK B N

N/A

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Anjali

Dr Anjali Jadhav

Doctor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (177+)

View All
Bishnu Prasad

Prof Bishnu Prasad Mukhopadhyay

Professor

Baisakhi

Dr Baisakhi Chakraborty

Associate Professor

Aurpan

Mr Aurpan Majumder

Assistant Professor

Avijan

Dr Avijan Dutta

Associate Professor

Avinandan

Mr Avinandan Das

Assistant Professor

Ashish

Dr Ashish Bhattacharjee

Associate Professor

Asim Kumar

Mr Asim Kumar Das

Assistant Professor

Barnali

Dr Barnali Maji

Assistant Professor

Indrajit

Prof Indrajit Basak

Professor

Bansibadan

Prof Bansibadan Maji

Professor

Co-Authors (20)

Aniruddha

Dr Aniruddha Chandra

National Institute of Technology Durgapur

Anup Kumar

Prof Anup Kumar Bhattacharjee

National Institute of Technology Durgapur

Anirban

Dr Anirban Karmakar

Tripura University

Anu

Anu Samanta

Brainware University

Anindya S

Dr Anindya S Dhar

Indian Institute of Technology Kharagpur

Bishnu Prasad

Dr Bishnu Prasad De

Kalinga Institute of Industrial Technology, Bhubaneswar

Chandan

Dr Chandan Kumar

SUPAUL COLLEGE OF ENGINEERING

Chiranjib

Dr Chiranjib Sur

Indian Institute of Technology Guwahati

Durbadal

Dr Durbadal Mandal

National Institute of Technology Durgapur

Durbadal

Dr Durbadal Mandal

National Institute of Technology Durgapur

Harshavardhan

Dr Harshavardhan Singh

University of Engineering and Management, Kolkata

Hemanta Kumar

Dr Hemanta Kumar Mondal

National Institute of Technology Durgapur

Jaydeep

Dr Jaydeep Howlader

National Institute of Technology Durgapur

Rajat

Prof Rajat Mahapatra

National Institute of Technology Durgapur

Lakshmi Madhumati

Dr Lakshmi Madhumati Gummadi

Velagapudi Ramakrishna Siddhartha Engineering College, Vasantha Nagar, Kanuru, Vijayawada

Pratik

Dr Pratik Chakraborty

National Institute of Technology Durgapur

Rajib

Dr Rajib Kar

National Institute of Technology Durgapur

Shankar

Prof Shankar Prakriya

Indian Institute of Technology Delhi

Sujit Kumar

Dr Sujit Kumar Mandal

National Institute of Technology Durgapur

Subhrabrata

Dr Subhrabrata Choudhury

National Institute of Technology Durgapur

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Low power and area efficient implementation of N-phase non overlapping clock generator using GDI technique

Open Access
Conference Paper
Year: 2011. Volume: 3 , Pages: 123-127 .
Authors: Hari O.P.;Mai A.K.
DOI 10.1109/ICECTECH.2011.5941814
6

Accurate estimation of on-chip global RLC interconnect delay for step input

Open Access
Conference Paper
Year: 2010. Pages: 673-677 .
Authors: Kar R.;Maheshwari V.;Agarwal V.;Choudhary A.;Singh A.;Mal A.K.;Bhattacharjee A.K.
DOI 10.1109/ICCCT.2010.5640459
3 3

An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects

Open Access
Conference Paper
Year: 2010. Pages: 362-367 .
Authors: Kar R.;Maheshwari V.;Choudhary A.;Singh A.;Mal A.K.;Bhattacharjee A.K.
DOI 10.1109/ICSIP.2010.5697499
1 1

Modeling of RLC interconnect delay for ramp input using diffusion model approach

Open Access
Conference Paper
Year: 2010. Pages: 436-440 .
Authors: Kar R.;Maheshwari V.;Agarwal V.;Mal A.;Bhattacharjee A.
DOI 10.1109/ISIEA.2010.5679425
4

A novel bandwidth estimation method for distributed on-chip RLCG interconnects

Open Access
Conference Paper
Year: 2010. Pages: 372-376 .
Authors: Kar R.;Maheshwari V.;Choudhary A.;Singh A.;Mal A.K.;Bhattacharjee A.K.
DOI 10.1109/ICSIP.2010.5697501

Closed form modelling for delay and slew metrics for on-chip VLSI RC interconnect for ramp inputs using F- distribution

Open Access
Conference Paper
Year: 2010. Pages: 526-531 .
Authors: Kar R.;Maheshwari V.;Mandal A.;Mal A.;Bhattacharjee A.
DOI 10.1109/ISIEA.2010.5679407
1

Coupling aware power estimation for on-chip VLSI distributed RLCG global interconnects using model order reduction technique

Open Access
Conference Paper
Year: 2010.
Authors: Kar R.;Maheshwari V.;Choudhary A.;Singh A.;Mal A.K.;Bhattacharjee A.K.
DOI 10.1109/ICCCNT.2010.5591706

Crosstalk aware bandwidth modeling for distributed on-chip RLCG interconnects using difference model approach

Open Access
Conference Paper
Year: 2010.
Authors: Kar R.;Maheshwari V.;Maqbool M.;Mondal S.;Mal A.K.;Bhattacharjee A.K.
DOI 10.1109/ICCCNT.2010.5591712
1 5