Ministry of Education
Vidvan Image

Dr Dineshkumar D

vidwan id: 534144
Male

Assistant Professor, Department of Electronics and Communication Engineering
Mepco Schlenk Engineering College, Virudhunagar

Orchid Icon 0000-0001-7628-5397 Google Scholar Icon 57226213014 Researcher Icon AFQ-4139-2022 Google Scholar Icon zrtMasEAAAAJ

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 9
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 11
h-index 2

CrossRef

CrossRef Icon
Citations 14
h-index 3
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Bio

VLSI Signal Processing, Analog VLSI.

Personal Details

  • Male
  • Assistant Professor , Mepco Schlenk Engineering College, Virudhunagar
  • Department of Electronics and Communication Engineering, Mepco Schlenk Engineering College
PhD
Other Institute 2023
Assistant Professor Jun 2012 – Present
Mepco Schlenk Engineering College, Virudhunagar | Department of Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

DEEPAK

Mr DEEPAK B N

N/A

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Anjali

Dr Anjali Jadhav

Doctor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (257+)

View All
Sakthisudhursun

Mr Sakthisudhursun B

Assistant Professor

Thanga Giri

Dr Thanga Giri B

Associate Professor

Manikandan

Dr Manikandan B V

Senior Professor

Balaji

Mr Balaji Raja Graham

Assistant Professor

Babukannan

Dr Babukannan K

Professor

Ravi

Dr Ravi A

Associate Professor

Arunachelam

Dr Arunachelam N

Assistant Professor

Arun Raj

Mr Arun Raj V

Assistant Professor

Arul Jayanthi

Ms Arul Jayanthi A

Assistant Professor

Arulselvi

Ms Arulselvi E

Assistant Professor

Co-Authors (4)

Kirubakaran

Mr Kirubakaran G

Mepco Schlenk Engineering College, Virudhunagar

Shantha Selvakumari

Dr Shantha Selvakumari R

Mepco Schlenk Engineering College, Virudhunagar

Sridhar Raj

Mr Sridhar Raj S

Mepco Schlenk Engineering College, Virudhunagar

Varun Prakash

Mr Varun Prakash R

Mepco Schlenk Engineering College, Virudhunagar

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Performance analysis of multi-folded pipelined successive cancellation decoder architecture for polar code

Open Access
Article
Year: 2024. Volume: 49 , Issue: 2 .
Authors: Dinesh Kumar D ., Shantha Selvakumari R .,
DOI 10.1007/s12046-024-02503-1

Design and Thermal Analysis of Battery Thermal Management System for EV

Open Access
Conference Paper
Year: 2023.
Authors: Sadhasivam Deepan Kumar ., Vishnu Ramesh Kumar R ., Devadoss Dinesh Kumar ., R Manojkumar ., Tamilselvan A ., Boopathi M ., Lokesh C .,
DOI 10.4271/2023-28-0087

Performance analysis of Min-Sum based LDPC decoder architecture for 5G new radio standards

Open Access
Conference Paper
Year: 2022. Volume: 62 , Pages: 4965-4972 .
Authors: D. Dinesh kumar ., R. Shantha Selvakumari .,
DOI 10.1016/j.matpr.2022.03.693
5 6

Damage detection in Aerospace structures using Chirped fiber Bragg grating

Open Access
Conference Paper
Year: 2022. Volume: 64 , Pages: 632-636 .
Authors: D. Dinesh kumar ., S. Sridhar raj ., V. Sivananth ., V. Ramkumar .,
DOI 10.1016/j.matpr.2022.05.149
4 1

Semi-parallel polar decoder architecture using shift-register-based partial-sum computation for 5G mobile communications

Open Access
Conference Paper
Year: 2022. Volume: 62 , Pages: 4985-4990 .
Authors: D.Dinesh kumar ., R.Shantha Selvakumari .,
DOI 10.1016/j.matpr.2022.04.171
3 3

Improving utilization rate of semi-parallel successive cancellation architecture for polar codes using 2-bit decoding

Open Access
Article
Year: 2022. Volume: 30 , Issue: 3 , Pages: 713-729 .
Authors: DINESH KUMAR DEVADOSS ., SHANTHA SELVA KUMARI RAMA PACKIAM .,
DOI 10.55730/1300-0632.3807
2 1

FPGA implementation of radix-2 based FFT architecture for real-valued signal processing

Open Access
Article
International Journal of Engineering and Advanced Technology. Year: 2019. Volume: 8 , Issue: 6 , Pages: 596-601 .
Authors: D.Dinesh kumar* ., R.Varun Prakash ., G. Kirubakaran .,
DOI 10.35940/ijeat.F8073.088619

A 10-bit 150MS/s pipelined ADC with 2.5bit gain stage for high frequency applications

Open Access
Article
Year: 2019. Volume: 8 , Issue: 10 , Pages: 883-886 .
Authors: Kirubakaran G.;Dineshkumar D.;Varun Prakash R.
DOI 10.35940/ijitee.J9056.0881019