Vidvan Image

Dr C R S Hanuman

vidwan id: 502639

Professor, Electronics and Communication Engineering
Sasi Institute of Technology & Engineering, Kadakatla, Tadepalligudem

0000-0002-1051-0544 Google Scholar Icon

Google Scholar Icon

57201667084 Google Scholar Icon

CiEJDT8AAAAJ

Expertise

Electrical and Electronic Engineering

Publications

Total Articles 6

Books 0

Proceedings 0

Publications

Scopus

Citations 12

h-index 2

CrossRef

Citations 6

h-index 1

Google Scholar

Loading Scholar statistics...

Professional Recognition

2015

Outstanding Teacher award

Sasi Educational Institutes

2014

Best Teacher Award

Sasi Educational Institutes

Community & Membership

2024

Admission Committee

Dean Admissions

2024

Board of Studies

Professor

IEEE APS

2024

Member - 93179159

IEEE CAS

2024

Member - 93179159

IEEE

2023

Member - 93179159

IETE

2013

Life Member - 235697

ISTE

2008

Life Member - 56525

Bio

Academics: Obtained Doctoral degree from Anna University, Chennai in the year 2020, Post doctorate in Digital Electronics and Communication Systems from JNTU Hyderabad in the year 2007 and Bachelor Degree in B.Tech (Electronics and Communication Engineering) from JNTU Hyderabad in the year 2003. Published 14 papers in International Journals and Conferences. Research Interest: Low power IC design, Optimization Algorithms

Personal Details

Professor , Sasi Institute of Technology & Engineering, Kadakatla, Tadepalligudem
Ganesh Nagar, Tadepalligudem

Ph.D

Other Institute 2020

Professor Sep 2021 – Present

Sasi Institute of Technology & Engineering, Kadakatla, Tadepalligudem | Electronics and Communication Engineering

Associate Professor Jul 2013 – Sep 2021

Sasi Institute of Technology & Engineering, Kadakatla, Tadepalligudem | Electronics and Communication Engineering

Assistant Professor Jun 2003 – Jun 2013

Sasi Institute of Technology & Engineering, Kadakatla, Tadepalligudem | Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All

Ms Pragati Mishra

Assistant Professor

Dr Sridhar Sekar

Assistant Professor

N/A

Assistant Professor

Assistant Professor

Dr Anjali Jadhav

Doctor

Mr Abhishek Shukla

Assistant Professor (Grade-I)

Assistant Professor

Mr Mrinmoy Sadhukhan

Research Scholar

Mr Haranath Rakshit

Junior Research Fellow

Organisations (249+)

View All

Assistant Professor

Assistant Professor

Mr Venkata Srinivasa Rao Adabala

Associate Professor

Assistant Professor

Dr Aswani Kumar Eedara

Professor

Assistant Professor

Dr Baranidharan A

Assistant Professor

Mr R Balusula Rao Malukurti

Assistant Professor

Mr D Bala Bhaskar

Assistant Professor

Mr Kiran Kumar Bunga

Associate Professor

Co-Authors (3)

Dr RANJANI ARUNA A

Anna University

Dr Dhandapani Vaithiyanathan

National Institute of Technology, Delhi

Dr kamala jayaraman

Anna University

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design

Article

Year: 2022. Volume: 17 , Issue: 6 , Pages: 3473-3485 .

Authors: Aruna A.R.;Kamala J.;Hanuman C.R.S.;Vaithiyanathan D.

DOI

10.1007/s42835-022-01096-1

A novel expeditious switching circuit design for non volatile combinational circuit

Article

Analog Integrated Circuits and Signal Processing. Year: 2022. Volume: 113 , Issue: 3 , Pages: 331-342 .

Authors: Aruna A.R.;Kamala J.;Hanuman C.R.S.

DOI

10.1007/s10470-022-02086-z

1

Implementation of high precision/low latency FP divider using Urdhva–Tiryakbhyam multiplier for SoC applications

Article

Design Automation for Embedded Systems. Year: 2020. Volume: 24 , Issue: 2 , Pages: 111-125 .

Authors: Hanuman C.R.S.;Kamala J.;Aruna A.R.

DOI

10.1007/s10617-019-09225-2

1

2

Implementation of multi-precision floating point divider for high speed signal processing applications

Article

Year: 2019. Volume: 75 , Issue: 9 , Pages: 6038-6054 .

Authors: Hanuman C.;Kamala J.;Aruna A.

DOI

10.1007/s11227-019-02902-w

1

2

Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider

Conference Paper

Year: 2018. Pages: 60-64 .

Authors: Hanuman C.;Kamala J.

DOI

10.1109/ICEESE.2018.8703551

4

6

Implementation of high-performance floating point divider using pipeline architecture on FPGA

Conference Paper

Year: 2018. Volume: 695 , Pages: 129-138 .

Authors: Hanuman C.;Kamala J.

DOI

10.1007/978-981-10-7566-7_14

1