Vidvan Image

Dr MOHAMMAD TAJ

vidwan id: 392740
Male

Associate Professor, Department of Electronics and Communication Engineering
Aditya University

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 14
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 0
h-index 0

CrossRef

CrossRef Icon
Citations 0
h-index 0
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

International Association of Engineers

2013
Permanent

Bio

VLSI MEMS Nanotechnology

Personal Details

  • Male
  • Associate Professor , Aditya University
  • New Sanath Nagar, Vijayawada, Andhra Pradesh, India
Ph.D
Other Institute 2023
M.Tech
Other Institute 2014
B.Tech
Other Institute 2010
DECE
Other Institute 2007
Associate Professor Jun 2023 – Present
Aditya University | Department of Electronics and Communication Engineering
Assistant Professor Jul 2019 – Jun 2023
Vignan's Foundation of Science, Technology & Research, Guntur | Department of Electronics and Communication Engineering
Research Assistant Jun 2018 – Jun 2019
Vignan's Foundation of Science, Technology & Research, Guntur | Department of Electronics and Communication Engineering
Assistant Professor Jun 2017 – Jun 2018
Vignan's Lara Institute of Technology & Science, Vadlamudi, Chebrolu Mandal, PIN-522213(CC-FE)
Assistant Professor May 2015 – Jun 2017
Eluru College of Engineering & Technology, Chuttigunta
Assistant Professor Aug 2013 – Apr 2015
Bapatla Engineering College | ECE
Assistant Professor Jul 2010 – Jul 2013
MVR College of Engineering & Technology, Beside Hanuman Statue on NH-9, Paritala, Vijayawada Rural, PIN-521180(CC-8H) | ECE

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (453+)

View All
Bujjibabu

Dr Bujjibabu Penumutchi

Associate Professor

P

Mr P BUJJIBABU

Associate Professor

Borra

Mr Borra Ramsagar

Assistant Professor

Ballekura

Mr Ballekura Veera Narayana

Assistant Professor

B

Dr B Linkoon

Assistant Professor

K. Ayyappa

Dr K. Ayyappa Swamy

Assistant Professor

B

B DEEPTHI

Associate Professor

Basireddi

Mr Basireddi Rambabu

Assistant Professor

ARUNADEVI

Ms ARUNADEVI JAWAHAR

Assistant Professor

Co-Authors (3)

Dankan

Dr Dankan Gowda V

BMS Institute of Technology and Management

Rama Vasantha

Ms Rama Vasantha Adiraju

Aditya College of Engineering and Technology

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Multi-power rail FLR configurable for Digital Circuits

Open Access
article
Authors: P.RAJASRI, MOHAMMAD TAJ and K GOVINDA RAJULU

Design and Implementation of FPGA System to Reduce Reed-Solomon Errors

Open Access
article
Authors: S. Nagaraju, Md. Taj, P Srinivas

'Investigation of Desirable Vibrational Energy Harvester Based on Design Structure and Piezoelectric Material '

Open Access
InProceedings
Authors: 'Riyan, Shaik Chowdary, Boppana Bhargav Adam, Adil Altom Mohammed Sahoo, Satyajeet Taj, M. '

'Design and Simulation of MEMS-Based Two-Directional Capacitive Pressure Sensor '

Open Access
InProceedings
Authors: 'Sasank, Yellapragada V. S. Sathya Swaroop, Chennam J. V. K. Sriram, Ghanta Sahoo, Satyajeet Taj, M. '

'High Speed Low Voltage Hybrid Full Adder for Computing Systems '

Open Access
InProceedings
Authors: 'Vineetha, J. Krishna, K. Vamsi Gayathri, P. Taj, M. Sahoo, Satyajeet '

Design and Implementation of Reed Solomon Error Correcting Codes in FPGA Environment using VERILOG

Open Access
Authors: A Sai Naga Sweta1 , K Vijayachandra2, Md Taj3 and N V Rao4;