Ministry of Education
Vidvan Image

Dr Kommalapati Rajesh

vidwan id: 324208
Male

,

Orchid Icon 0000-0001-8246-1123 Google Scholar Icon HIZA49cAAAAJ

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 9
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 12
h-index 2

CrossRef

CrossRef Icon
Citations 0
h-index 0
Google Scholar

Loading Scholar statistics...

Professional Recognition

2022

IIC Innovation Ambassador (Foundation Level)

MHRD - Innovation cell , AICTE
2022

IIC Innovation Ambassador (Advanced Level)

MHRD - Innovation cell , AICTE

Community & Membership

2023

Internet Society (ISOC)

Member

International Association of Engineers (IAENG)

2023
Member

Digital Information and Wireless Communications (SDIWC)

2023
Member

Internet Society (ISOC).

2023
Member

Bio

Dr. Kommalapati Rajesh is working as an Assistant Professor in the Department of Electronics and Communication Engineering, Bapatla Engineering College, Bapatla. He has B.Tech in Electronics and Communication Engineering from JNT University, Kakinada, M.Tech in VLSI system design from JNT University, Kakinada, and obtained Ph.D. from Sri Venkateswara University, Tirupati. He has Teaching Experience of more than 6 years and Research Experience of 5 Years. His areas of Interest are Low-Power VLSI

Personal Details

  • Male
  • Ongole
Ph.D
Sri Venkateswara University 2021
M.Tech
Avanthi Institute of Engineering and Technology 2012
B.Tech
Other Institute 2010
Assistant Professor Jun 2022 – —
Bapatla Engineering College | Department of Electronics and Communication Engineering
Assistant Professor Dec 2020 – Jun 2022
Audisankara College of Engineering & Technology, Gudur | Department of Electronics and Communication Engineering
Research Scholar Feb 2016 – Dec 2021
Sri Venkateswara University | ECE
Assistant Professor May 2013 – Jan 2016
Krishna chaitanya Institute of Technology and Sciences, Markapur

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

DEEPAK

Mr DEEPAK B N

N/A

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Anjali

Dr Anjali Jadhav

Doctor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisation (0)

no data

Co-Authors (2)

Kottapalli

Dr Kottapalli Rajya Lakshmi

Koneru Lakshmaiah Education Foundation, Guntur

G. Umamaheswara

Prof G. Umamaheswara Reddy

S.V.U. College of Engineering, Tirupati

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

DESIGN OF RECTANGULAR SLOTTED TWO ELEMENT MIMO ANTENNA FOR C BAND RADAR APPLICATIONS

1)Painam Surendrakumar 2)Miriyala Suneel 3)Kommalapati Rajesh 4)Bapatla Engineering College 5)Thota Sai Kiran 6)Savaram Dharmila 7)Gangireddy Tharun Reddy 8)Shaik Basheer 9)Vanja Aswini 10)Talluri Praveen Kumar 11)Uppala.Srinivasa Rao 12)Kasukurthy Venkata Sai Sri Harsha
Engineering and Technology Application No. : 202441022009 Filed : 22-03-2024
Published : 29-03-2024 Published

DESIGN OF A RECTANGULAR MICROSTRIP PATCH ANTENNA AT 45GHZ FOR V-BAND APPLICATIONS

1)U Srinivasa Rao 2)Kommalapati Rajesh 3)P Surendra Kumar 4)Lukka Durga Bhavani 5)Jambavantula Udaya Kiran 6)Kurapati Sravanthi 7)Ammisetti Soumya
Engineering and Technology Application No. : 202441021466 Filed : 21-03-2024
Published : 29-03-2024 Published

DESIGN OF DUAL-BAND RECTANGULAR MICROSTRIP PATCH ANTENNA FOR 5G COMMUNICATIONS AT 38GHZ AND 50GHZ

1)U Srinivasa Rao 2)Kommalapati Rajesh 3)P Surendra Kumar 4)Suneel Miriyala 5)Jetti Nikhitha 6)Arja SubbaRao 7)Vishnu Vardhan Gangireddy 8)Yachavarapu Aakash 9)Pathan Mahiyar Khan 10)Bapatla Engineering College
Engineering and Technology Application No. : 202441017991 Filed : 13-03-2024
Published : 29-03-2024 Published

A NOVEL DESIGN OF SQUARE MICROSTRIP PATCH E-SLOTTED ANTENNA AT 28GHZ FOR 5G APPLICATION

1)U Srinivasa Rao 2)Kommalapati Rajesh 3)P Surendra Kumar 4)Miriyala Suneel 5)Sadam Tharun Srinivas 6)Ventrapragada Gopi Krishna 7)Gudluri Lakshmi Swetha 8)Seelam Abhishek Reddy 9)Bapatla Engineering College
Engineering and Technology Application No. : 202441016064 Filed : 07-03-2024
Published : 22-03-2024 Published

INFRARED PROJECTOR FOR VEIN DETECTION

Mohan M
Bhargavi Mopuru
Dr. Kommalapati Rajesh
- Application No. : 404874-001 Filed : 18-01-2024
Published : 01-03-2024 Published

DRIVER ASSISTANCE BY OBJECT DETECTION DURING NIGHT USINGDEEP NEURAL NETWORKS

1 . V PURANDHAR REDDY 2 . Dr. Goddati Venkata Narayana 3 . Dr. P. Janardhan Saikumar 4 . K S Ranjith 5 . P. Sree Lakshmi 6 . SHAIK MOULA 7 . Mesa. Kezia Aruna Jyothi 8 . Dr. Kommalapati Rajesh 9 . M C Shanker
Engineering and Technology Application No. : 202241041468 Filed : 20-07-2022
Published : 29-07-2022 Published

A System And Method For Processing Random Access Procedures In Relay Using State-Action-Reward-State-Action

Sri Silpa Padmanabhuni
- Application No. : 202141028054 Filed : 22-06-2021
Published : 02-07-2021 Published

Scholarly Publications

Encryption and Decryption using optimized Reconfigurable Reversible Gate

Open Access
Conference Paper
Year: 2023.
Authors: Rajesh K.;Balanagalakshmi K.;Rajyalakshmi K.;Bhanurekha M.;Kumar K.S.;Sambasivarao K.
DOI 10.1109/AISP57993.2023.10134930
1

FPGA Implementation of optimized reversible linear feedback shift registers

Open Access
conference paper
Year: 2019. Pages: 200-203 .
Authors: Rajesh K. Reddy G.U.
DOI 10.1109/I-SMAC.2018.8653771
3

FPGA Implementation of Multiplier-Accumulator Unit using Vedic multiplier and Reversible gates

Open Access
Conference Paper
Year: 2019. Pages: 467-471 .
Authors: Rajesh K.;Reddy G.U.
DOI 10.1109/ICISC44355.2019.9036345
8

FPGA Implementation of Encryption and Decryption of a Message using optimized Reconfigurable Reversible Gate

Open Access
article
Year: 2019.
Authors: K. Rajesh, Dr. G. Umamaheswara Reddy

FPGA Implementation of Optimized Code Converters with Reversible Logic Gates

Open Access
conference paper
Year: 2018.
Authors: Kommalapati Rajesh, Mayuri Kundu, Argha Sarkar, M. Sreenath , Prasenjit Deb
DOI 10.1007/978-981-19-1520-8_67

FPGA Implementation of Reversible High-speed Carry skip adder and carry skip BCD adder

Open Access
article
Year: 2018.
Authors: K. Rajesh, Dr. G. Umamaheswara Reddy

FPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates

Open Access
article
Year: 2017.
Authors: K. Rajesh, Dr. G. Umamaheswara Reddy

An Optimized BCD Adder using Reversible logic gates

Open Access
article
Year: 2012.
Authors: K. Rajesh, D A Tataji