Ministry of Education
Vidvan Image

Dr Parvatham N

vidwan id: 282399
Female

Assistant Professor, Department of Electronics and Communication Engineering
Sri Sai Ram Institute of Technology

Orchid Icon 0000-0001-8060-9024 Google Scholar Icon 55193466200 Researcher Icon CXG-6645-2022 Google Scholar Icon 0jJQK_UAAAAJ

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 21
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 21
h-index 3

CrossRef

CrossRef Icon
Citations 7
h-index 2
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

2019

NAAC

CRITERION CO-ORDINATOR
2020

NIRF

CRITERION INCHARGE
2007

NBA

CRITERION INCHARGE

IEEE

2022
MEMBER

IRED

2018
STAFF MEMBERSHIP

IAENG

2018
PROFESSIONAL MEMBERSHIP

UACEE

2018
PROFESSIONAL MEMBERSHIP

Bio

Electrical and Electronic Engineering

Personal Details

  • Female
  • Assistant Professor , Sri Sai Ram Institute of Technology
  • Sai Leo Nagar, Sirukalathur, Tamil Nadu, India
Ph.D
Other Institute 2017
M.E
Anna University 2006
B.E
Bharathidasan University 2003
DIPLOMA IN ECE
Other Institute 1998
Assistant Professor Jun 2022 – Present
Sri Sai Ram Institute of Technology | Department of Electronics and Communication Engineering
Associate Professor May 2017 – Aug 2022
Ponnaiyah Ramajayam Institute of Science & Technology, Thanjavur | ELECTRONICS AND COMMUNICATION ENGINEERING
Assistant Professor Jun 2004 – Apr 2017
Mookambigai College of Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

DEEPAK

Mr DEEPAK B N

N/A

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Anjali

Dr Anjali Jadhav

Doctor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (197+)

View All
Boopathi

Dr Boopathi M

Assistant Professor

Balachandar

Dr Balachandar M

Associate Professor

Avudainayaki

Dr Avudainayaki R

Associate Professor

Arunkumar

Mr Arunkumar R

Assistant Professor

Srithar

Dr Srithar A

Associate Professor

Arthy

Dr Arthy P S

Assistant Professor

Ashika

Ms Ashika K

Assistant Professor (Grade-III)

Ashok

Mr Ashok P

Assistant Professor

Ashwin

Mr Ashwin Sailesh

Assistant Professor

Sophia

Sophia P

Assistant Professor

Co-Authors (3)

Bharathi

Bharathi R

BMS Institute of Technology and Management

G

Dr G Seetharaman

Indian Institute of Information Technology, Srirangam

Prabakaran

Dr Prabakaran Rajendran

University College of Engineering, Tiruchirappalli

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

CHARACTERIZATION OF A PROTOTYPE VLC SYSTEM BETWEEN TRAFFIC LIGHT AND MOVING VEHICLES USING AURDINO

N.PARVATHAM
- Application No. : 202341055811 A Filed : 21-08-2023
Published : 06-10-2023 Published

Design and fabrication of low cost breath monitoring system using Arduino UNO in IOT platform

N.PARVATHAM
Engineering and Technology Patent No. : ISSUE NO:11/2021,PAGE NO:12823 Filed : 12-03-2021
Published : 21-03-2021 Published

Development of High Performance harmless cooling system of refrigeration plant using terracotta

N.PARVATHAM
Engineering and Technology Patent No. : Issue No: 26/2018 Page No: 24123 Filed : 29-06-2018
Published : 29-06-2018 Published

Desktop Mini Surface Grinder-Design Application number-

N.PARVATHAM
- Application No. : 306904 Filed : 29-06-2018
Published : N/A Published

Scholarly Publications

Field Programmable Gate Arrays Implementation of Multiplier Free Architecture for Image Compression

Open Access
Article
Advanced Science Letters. Year: 2014. Volume: 20 , Issue: 10-12 , Pages: 2050-2054 .
Authors: Parvatham Vijay ., Seetharaman Gopalakrishnan .,
DOI 10.1166/ASL.2014.5699

Application specific integrated circuit implementation of multiplier free modified flipping architecture for image compression

Open Access
Article
Advanced Science Letters. Year: 2014. Volume: 20 , Issue: 10-12 , Pages: 2055-2059 .
Authors: Parvatham Vijay ., Seetharaman Gopalakrishnan .,
DOI 10.1166/asl.2014.5704
1

Application Specific Integrated Circuit Implementation of Multiplier Free Modified Flipping Architecture for Image Compression

Open Access
journal-article
Advanced Science Letters. Year: 2014.
Authors:

A novel approach for and efficient implementation of 2 Level 2D DWT using ASIC and FPGA

Open Access
Conference Paper
Year: 2013. Pages: 242-247 .
Authors: Parvatham Vijay ., Seetharaman Gopalakrishnan .,
DOI 10.1109/ICETACS.2013.6691430
3 2

A Novel Approach for and Efficient Implementation of 2 Level 2D DWT using ASIC and FPGA

Open Access
conference-paper
Year: 2013.
Authors:

Implementation of one level 2D DWT using multiplier less modified flipping architecture

Open Access
Conference Paper
Year: 2013. Pages: 137-142 .
Authors: Seetharaman Gopalakrishnan .,
DOI 10.1109/AMS.2013.27
2

A novel architecture for an efficient implementation of image compression using 2d-DWT

Open Access
Conference Paper
Year: 2012. Pages: 374-378 .
Authors: N. Parvatham ., Seetharaman Gopalakrishnan .,
DOI 10.1109/ISMS.2012.97
4 8

N.Parvatham, .R.Prabakaran, “New Design for FIR Filter with Optimization of Speed and Power Using ASIC”, Asian Journal of Information technology, Vol.15, no.6, 2016. Scopus indexed

Open Access
article
Year: 0000.
Authors: N.Parvatham, .R.Prabakaran