Vidvan Image

Dr Ramaseshagiri Rao Vadrevu

vidwan id: 217327
Male

Assistant Professor, Electronics and Communication Engineering
Institute of Aeronautical Engineering

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 11
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 262
h-index 4

CrossRef

CrossRef Icon
Citations 0
h-index 0
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

ISTE

2021
LIFE MEMBER

IETE

2008
FELLOW

Bio

Digital Systems

Personal Details

  • Male
  • Assistant Professor , Institute of Aeronautical Engineering
  • Institute of Aeronautical Engineering, Dundigal Road, Dundigal
PhD
JNTUH College of Engineering Hyderabad 2023
MASTER OF ENGINEERING
Osmania University 1991
Assistant Professor Feb 2007 – Present
Institute of Aeronautical Engineering | Electronics and Communication Engineering

Related Profiles

Experts (0)

Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (351+)

View All
Santhosh Kumar

Mr Santhosh Kumar B

Assistant Professor

B

Ms B Veena

Assistant Professor

Praveena

Praveena Gajula

Assistant Professor

Brahmaiah

Mr Brahmaiah Battula

Assistant Professor

Surekha Reddy

Dr Surekha Reddy Bandela

Assistant Professor

Babitha

Babitha Lokula

Assistant Professor

Divya

Dr Divya Boosagulla

Assistant Professor

BAKKA

Mr BAKKA KISHORE

Assistant Professor

B Lakshmi

Ms B Lakshmi Prasanna

Assistant Professor

B.

Mr B. Mohan

Assistant Professor

Co-Authors (7)

Arulananth

Dr Arulananth T S

MLR Institute of Technology

Chaitanya

Mr Chaitanya Kancharapu

Vignan's Institute of Information Technology, Beside VSEZ, Duvvada, Gajuwaka,Vadlapudi (P.O)Pin-530049 (CC-L3)

Menakadevi

Menakadevi N

Karpagam Institute of Technology

Nagarjuna

Dr Nagarjuna Telagam

Gandhi Institute of Technology and Management

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

A SYSTEM FOR VLSI LAYOUT OPTIMIZATION IN CONNECTED AND PYRAMID NETWORKS USING DEEP LEARNING

1)Ms.Arelli Shruthi Address of Applicant :Assistant Professor
Department of Electronics and Communication Engineering
St Peter's Engineering College
Hyderabad
Telangana
India. Pin Code:500100 ----------- ----------- 2)Dr.M.Sadees 3)Mr.Akula Trinadha Rao 4)Dr.V.R.Seshagiri Rao 5)Mrs.D.V.N. Bharathi
Engineering and Technology Patent No. : Dr.V.R.Seshagiri Rao Filed : 22-09-2024
Published : 04-10-2024 Published

AUTOMATED IMAGE ENHANCEMENT USING AI-DRIVEN CONTEXTUAL ANALYSIS

Dr.V.R.Seshagiri Rao_Institute of Aeronautical Engineering Hyderabad
Engineering and Technology Patent No. : 202441028399 Filed : 06-04-2024
Published : 12-04-2024 Published

SCALABLE DISTRIBUTED DENIAL OF SERVICE (DDOS) PROTECTION MECHANISM WITH DYNAMIC RESOURCE ALLOCATION AND TRAFFIC REDIRECTION STRATEGIES

Dr.V.R.Seshagiri Rao_Institute of Aeronautical Engineering_Hyderabad
Engineering and Technology Patent No. : 202441020869 Filed : 19-03-2024
Published : 29-03-2024 Published

A SYSTEM FOR VIDEO FIGURE RETRIEVAL BASED ON DEEP LEARNING AND METHOD THEREOF

Dr.V. R.Seshagiri Rao_Institute of Aeronautical Engineering
Engineering and Technology Patent No. : The Patent Office Journal No. 50/2021 Dated 10/12/2021 Filed : 01-12-2021
Published : 10-12-2021 Published

Scholarly Publications

Implementation of IEEE 802.11p for Vehicular Communication: Utilizing NI USRP N321 to Advance Mobile Interactive Technologies

Open Access
Article
Authors: Telagam N.;Ajay Kumar Y.L.;Seshagiri Rao V.R.;Nanjundan M.;Chaithanya S.;Kandasamy N.

Efficient Built in Self Repair for Multiple RAMs

Open Access
Conference Paper
Authors: Rao V.R.S.;Rani M.A.

Design of High-Performance Full Adder Using 20nm CNTFET Technology

Open Access
Conference Paper
Authors: G. Naveen;V.R Seshagiri Rao;Nirmala. N;Pavan Kalyan. L;Vallabhuni Vijay;S. China Venkateswarlu;Rajeev Ratna Vallabhuni

High-Performance IIR Filter Implementation Using FPGA

Open Access
Conference Paper
Authors: Vijay V.;Seshagiri Rao V.R.;Chaitanya K.;China Venkateshwarlu S.;Pittala C.S.;Vallabhuni R.R.

Self Healing Memory Using 2D Spares

Open Access
Conference Paper

Local and Global Spare structure for Repair of Multiblock memories

Open Access
article

Global block level redundancy scheme for repair of clustered fault cells

Open Access
Article

Redundancy algorithm using line based method for memories achieving less area overhead

Open Access
Article