Vidvan Image

Dr SAKTHIVEL PALANIAPPAN

vidwan id: 170057
Male

Professor, Electrical and Electronics Engineering
Velalar College of Engineering and Technology

Expertise

  • Electrical and Electronic Engineering

Publications

Total Articles 12
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 9
h-index 2

CrossRef

CrossRef Icon
Citations 1
h-index 1
Google Scholar

Loading Scholar statistics...

Professional Recognition

2006

Best Teaching staff

Velalar College of Engineering and Technology
2010

First Rank in the Student Feed Back in the Average of Even semester of 2008-2009 and Odd semester of

Velalar College of Engineering and Technology
2013

Certificate of Appreciation for Campus Infrastructure

Velalar College of Engineering and Technology

Community & Membership

No Data Found

There is currently nothing to display here.

The Institute of Electrical and Electronics Engineers(IEEE)

2020
Annual Type

Institution of Engineers(India)

2020
Life Member (FIE)

Indian Society of Systems for Science & Engineering

2015
Life Member

The Indian Society For Technical Education

2005
Life Member

Indian Society for Technical Education

2005
Life Member

Bio

Dr.P.Sakthivel, M.E., Ph.D. BE-EEE, ME- Applied Electronics (EEE), Ph.D- Electrical Engg. Professor and Head, Velalar College of Engineering and Technology, Erode - 638012.

Personal Details

  • Male
  • Professor , Velalar College of Engineering and Technology
  • Thindal
Ph.D
Anna University 2014
M.E.
Coimbatore Institute of Technology 2001
B.E.
Coimbatore Institute of Technology 1998
Professor Apr 2002 – Present
Velalar College of Engineering and Technology | Electrical and Electronics Engineering
Lecturer Mar 2001 – Apr 2002
Adhiyamaan College of Engineering | Electronics and Communication Engineering

Related Profiles

Experts (19623+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (27+)

View All
ARUN KUMAR

Mr ARUN KUMAR S

Assistant Professor

Navin Prasad

Mr Navin Prasad A T

Assistant Professor

KOKILAVANI

Ms KOKILAVANI T

Assistant Professor

Ganesh Kumar

Dr Ganesh Kumar Kuppusamy

Associate Professor

SENTHIL KUMAR

Mr SENTHIL KUMAR D

Assistant Professor - Senior Scale

Ponni

Ms Ponni S

Assistant Professor

MOHAN

MOHAN VELUSAMY

Assistant Professor

Menaka.R

Menaka.R Murugesan

Associate Professor

Co-Authors (2)

Kalavathi Devi

Dr Kalavathi Devi T

Kongu Engineering College, Erode

Sathish Kumar

Dr Sathish Kumar S

M Kumarasamy College of Engineering, Karur

Scholarly Work

STTP on SOLAR ENERGY CONVERSION SYSTEMS : TECHNOLOGIES, DESIGN AND APPLICATIONS

Funding Agency: AICTE

Coordinator

2,93,000.00/-

2020 - Ongoing

Ongoing
AICTE- MODERNIZATION AND REMOVAL OF OBSOLESCENCE (MODROBS) TITLE : MODERNIZATION OF POWER ELECTRONICS LABORATORY

Funding Agency: AICTE

Coordinator

5,33,000.00/-

2019 - Ongoing

Ongoing
No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Analysis of Overloading in Trucks using Embedded Controller

Open Access
Conference Paper
Authors: Thangavel K.D.;Palaniappan S.;Chandrasekar G.;Muthusamy C.

Performance analysis of vlsi architecture of viterbi decoder in wlan using the sleepy keeper technique

Open Access
Article
Authors: Thangavel K.D.;Palaniappan S.;Shanmugam S.K.

Low power sleepy keeper technique based VLSI architecture of Viterbi decoder in WLANs

Open Access
Article

A Design of Phase Locked loop Based Frequency Synthesizer using 4/5 Prescalar circuit

Open Access
other

Monitoring and Analysis of Water Quality Parameters for Diagnosis of Safe Drinking Purpose using Wireless Sensor Network

Open Access
other

Design and FPGA implementation of bit level pipelined digit serial VLSI architecture for a viterbi decoder

Open Access
Article

Efficient Low Power Design of 4-Tap and 6-Tap 2d Daubechies Wavelet Filters using Pipelined Direct Mapping Method

Open Access
other

An Asynchronous Low Power and High Performance VLSI Architecture for Viterbi Decoder Implemented with Quasi Delay Insensitive Templates

Open Access
Article
Authors: Devi T.K.;Palaniappan S.