Vidvan Image

Dr Pinalkumar Engineer

vidwan id: 130898
Male

Associate Professor, Department of Electronics Engineering
S.V. National Institute of Technology

Expertise

  • Computer Science Hardware and Architecture

Publications

Total Articles 22
Books 0
Proceedings 0

Publications

No publication activity to display at the moment.

Scopus

Citations 76
h-index 5

CrossRef

CrossRef Icon
Citations 3
h-index 1
Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

Institute of Electrical and Electronics Engineers (IEEE)

2010
Senior Member

Institution of Electronics and Telecommunication Engineers (IETE)

2002
Senior Member

Bio

FPGA based system design, VLSI architecture for real-time signal/image processing, High performance embedded computing, Embedded Systems

Personal Details

  • Male
  • Associate Professor , S.V. National Institute of Technology
  • Sardar Vallabhbhai National Institute of Technology, Ichchhanath
Ph.D
Other Institute 2019
MASTER OF ENGINEERING
Other Institute 2002
Bachelor of Engineering
Other Institute 1999
Associate Professor Dec 2023 – Present
S.V. National Institute of Technology | Department of Electronics Engineering
Assistant Professor Jan 2007 – Dec 2023
S.V. National Institute of Technology | Department of Electronics Engineering

Related Profiles

Experts (785+)

View All
Pragati

Ms Pragati Mishra

Assistant Professor

Sridhar

Dr Sridhar Sekar

Assistant Professor

Md

Dr Md Nadeem M

Assistant Professor

Rashmi

Rashmi Chandra

Assistant Professor

Abhishek

Mr Abhishek Shukla

Assistant Professor (Grade-I)

N

Dr N PRAKASH

Assistant Professor

Mrinmoy

Mr Mrinmoy Sadhukhan

Research Scholar

Haranath

Mr Haranath Rakshit

Junior Research Fellow

Organisations (187+)

View All
Bhavesh N.

Dr Bhavesh N. Gohil

Assistant Professor

Bhaven N.

Dr Bhaven N. Tandel

Assistant Professor

Alka A.

Dr Alka A. Mungray

Associate Professor

Arup

Dr Arup Ghosh

Assistant Professor (Grade-II)

A. V.

Dr A. V. Doshi

Assistant Professor

Abhilash S.

Dr Abhilash S. Mandloi

Associate Professor

Akanksha

Dr Akanksha Shukla

Assistant Professor (Grade-II)

Bharatkumar Z

Dr Bharatkumar Z Dholakiya

Associate Professor

B.

Dr B. Kondraivendhan

Assistant Professor

Co-Authors (4)

Miral

Mr Miral Desai

Charotar University of Science and Technology

Sachin

Dr Sachin Patkar

Indian Institute of Technology Bombay

Rajbabu

Dr Rajbabu Velmurugan

Indian Institute of Technology Bombay

Shweta N.

Dr Shweta N. Shah

S.V. National Institute of Technology

Scholarly Work

Secure and Energy-efficient Mixed-domain Compute in memory-based AI accelerator Chip for Edge applications

Funding Agency: Ministry of Electronics and IT

Chief Investigator

9,600,000

2024 - Ongoing

Ongoing
Special Manpower Development Program for Chips to System Design (SMDP-C2SD)

Funding Agency: Ministry of Electronics and Information Technology, Government of India

Co-Chief Investigator

8,700,000

2015 - 2021

Completed
No Data Found

There is currently nothing to display here.

Novel ceramic 3D printing system

Pinalkumar Engineer
Jignesh Patoliya and Hiren Mewada
Engineering and Technology Application No. : 202321013954 Filed : 02-03-2023
Published : 17-03-2023 Published

A novel automated linear conveyor module robotic utility for pharmaceutical delivery using computer vision system

Hiren Mewada
Pinal Engineer
Sagar Patel
- Application No. : 202311009969 Filed : 15-02-2023
Published : 17-02-2023 Published

DUAL SCREEN MOBILE DEVICE WITH SOLAR CHARGING

PINALKUMAR J. ENGINEER
LOKESH SHARMA
Engineering and Technology Patent No. : 376361 Filed : 29-03-2016
Published : N/A Granted

Scholarly Publications

Exploring Quantization Approaches for Optimized Training and Inference for Edge AI Applications

Open Access
Conference Paper
Authors: Swati S.;Kawa S.;Patel R.;Amrish A.M.;Nagar M.S.;Engineer P.

An Efficient Object Tracking on Edge Devices with Quantized Siamese Networks

Open Access
Conference Paper
Authors: Swati ;Kumar V.N.;Dinesh Kawa S.;Engineer P.

Energy-efficient Non-Neural Face Recognition on the Multi-core RISC-V System

Open Access
Conference Paper

A Template-Based Methodology for Efficient DNNs Inference on FPGA Devices With HW-SW Co-Design

Open Access
Article

FPGA-Based High-Speed Energy-Efficient 32-Bit Fixed-Point MAC Architecture for DSP Application in IoT Edge Computing

Open Access
Article

Quantization Effects on a Convolutional Layer of a Deep Neural Network

Open Access
Conference Paper
Authors: Swati ;Verma D.;Prajapati J.;Engineer P.

Fabric surface defect classification and systematic analysis using a cuckoo search optimized deep residual network

Open Access
Article
Authors: Mewada H.;Pires I.M.;Engineer P.;Patel A.V.

An Efficient Deep Learning based License Plate Recognition for Smart Cities

Open Access
Article
Authors: Swati ;Kawa S.D.;Kamble S.;Desai D.;Karelia P.H.;Engineer P.